Abstract: This paper presents a 5-Gb/s dual-loop clock and data recovery (CDR) circuit with a compact quarter-rate linear phase detector (PD). The proposed PD not only reduces the complexity of the ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results